In this training you will learn, in-depth: HDL coding recommendations targeting hardware, constraint creation and validation best practices, utilization of the planning and analysis tool for physical constraints such as clock and pin planning, as well as, floorplanning for maximum performance. If you are new to Vivado or FPGA design we encourage you to review this video.