Documentation

• Virtex-6
• Virtex-5
• Virtex-5Q
• Virtex-4
• Virtex-4QV
• Virtex-II Pro
• Virtex-II
• Virtex-E EM
• Virtex-E
• Virtex

• Spartan-6
• Extended Spartan-3A
• Spartan-3A DSP
• Spartan-3AN
• Spartan-3A
• Spartan-3E
• Spartan-3

• CoolRunner-II
• CoolRunner XPLA3
• XC9500
• XC9500XL
• XC9500XV

• Configuration Hardware
• Configuration PROMs
• System ACE Solutions

• Aerospace QPro-R
• Automotive XA Devices
• Defense QPro
• Archived Other Products Documentation

• Automotive IQ Devices
• HardWire
• Spartan-II
• Spartan-IIE
• XC3000
• XC4000
• XC5200

See all Board and Kit Documentation

See all Virtex-5 Boards

• AFX-FF1136-500
• AFX-FF1153-500
• AFX-FF1738-500
• AFX-FF1760-500
• AFX-FF324-500
• AFX-FF665-500
• AFX-FF676-500
• ML501
• ML505
• ML506
• ML507
• ML510
• ML521
• ML523
• ML525
• ML550
• ML555
• ML561

See all Virtex-4 Boards

• AFX-FF1148-400
• AFX-FF1513-400
• AFX-FF668-400
• AFX-SF363-400
• ML401
• ML402
• ML403
• ML405
• ML410
• ML423
• ML455
• ML461

See all Virtex-II Pro Boards

• AFX-FF1152-300
• AFX-FF672-300
• AFX-FG456-300
• ML300
• ML310
• ML321
• ML323
• ML325

See all Spartan Kits

• SP305
• Spartan-3AN Starter Kit
• Spartan-3A Starter Kit
• Spartan-3E Starter Kit
• Spartan-3 Memory Board Development Kit
• Spartan-3 PCI Express Starter Kit
• Spartan-3 Starter Kit

See all CPLD Kits

• CoolRunner-II CPLD Starter Kit

See all DSP Development Kits

• Virtex-4 Video Starter Kit
• XtremeDSP Development Kit for Virtex-4
• XtremeDSP Development Kit for Virtex-II Pro
• XtremeDSP Development Platform – Spartan-3A DSP 3400A Edition
• XtremeDSP FMC-Video Daughter Board
• XtremeDSP Starter Platform - Spartan-3A DSP 1800A Edition
• XtremeDSP Video Starter Kit — Spartan-3A DSP Edition

See all Embedded Development Kits

• MicroBlaze Development Kit – Spartan-3A DSP S3D1800A Edition
• MicroBlaze Processor Development Kit – Spartan-3E 1600E Edition
• PowerPC and MicroBlaze Processor Development Kit – Virtex-4 FX12 Edition
• Spartan-3A DSP 1800A Embedded Kit

See all Accessory Boards

• AFX-BERG-EPHY
• AFX-BERG-SDRAM

See all IP Documentation

Format Converter

• RGB to YCrCb Color Converter
• YCrCB to RGB Color-space Converter

Processing

• Color Correction Matrix
• Color Filter Array Interpolation
• Defective Pixel Correction
• Gamma Correction
• Image Processing Pipeline
• Video Scaler
• Video Timing Controller

• CAN
• Ethernet AVB
• FlexRay Controller
• MOST NIC

Encoder and Decoder

• 8b/10b Decoder
• 8b/10b Encoder

Registers, Shifters, and Pipelining

• RAM-based Shift Register

Automotive and Industrial

• CAN
• Ethernet AVB
• MOST NIC

CAN

• CAN

CoreConnect

• DCR Bus Structure
• OPB Arbiter
• OPB IPIF Architecture
• OPB to DCR Bridge
• OPB to OPB Bridge (Lite Version)
• OPB to PLB Bridge
• PLBv34 Bus Structure
• PLBv46 Bus Structure

I2C

• OPB IIC Master and Slave Bus Controller
• XPS IIC Bus Interface

PCI

• 32-bit Initiator/Target for PCI
• 64-bit Initiator/Target 133 MHz for PCI-X
• 64-bit Initiator/Target for PCI
• OPB PCI Full Bridge
• PLB to PCI Bridge
• PLBV46 PCI Full Bridge

PCI-Express

• Endpoint Block Plus Wrapper for PCI Express
• Endpoint for PCI Express (Soft-IP)
• Endpoint PIPE for PCI Express
• PLBv46 PCI-Express
• Spartan-6 FPGA Integrated Endpoint Block for PCI Express
• Virtex-5 Integrated Endpoint Block
• Virtex-6 FPGA Integrated Endpoint Block for PCI Express

PCI-X

• 64-bit Initiator/Target 133 MHz for PCI-X

Processor Bus

• VLYNQ Interface for Texas Instruments Processors

RapidIO

• RapidIO Logical (I/O) and Transport Layer Interface Core
• RapidIO Physical Layer Interface Core

USB

• OPB USB 2.0 Device

Error Correction

• 3GPP LTE Turbo Decoder
• 3GPP LTE Turbo Encoder
• Additive White Gaussian Noise
• Convolutional Encoder
• Interleaver / De-interleaver
• Reed-Solomon Decoder
• Reed-Solomon Encoder
• Turbo Convolutional Code Decoder, CDMA2000/3GPP2
• Turbo Convolutional Code Encoder, CDMA2000/3GPP2
• Turbo Product Code (TPC) Decoder
• Turbo Product Code (TPC) Encoder
• UMTS/3GPP Turbo Convolutional Decoder
• UMTS/3GPP Turbo Convolutional Encoder
• Virtex-5 Cyclic Redundancy Check (CRC) Wizard
• Viterbi Decoder

Ethernet

• 10 Gigabit Ethernet Media Access Controller
• Ethernet 1000BASE-X PCS/PMA or SGMII
• Ethernet AVB
• Ethernet Statistics
• Gigabit Ethernet Media Access Controller
• OPB 10/100 Ethernet MAC Lite
• OPB 10/100 Ethernet Media Access Controller
• PLB Ethernet 10/100 Mbps Media Access Controller
• PLB Gigabit Ethernet Media Access Controller
• Reduced Media Independent Interface
• Tri-Mode Ethernet MAC
• Virtex-4 Embedded Tri-Mode Ethernet MAC
• Virtex-4 Tri-Mode Ethernet Media Access Controller
• Virtex-5 Embedded Tri-Mode Ethernet MAC
• Virtex-5 Embedded Tri-mode Ethernet MAC Wrapper
• Virtex-6 FPGA Embedded Tri-mode Ethernet MAC Wrapper
• XAUI
• XPS Ethernet Lite
• XPS LL TEMAC

Serial Interface

• Aurora
• Aurora 64B/66B
• Aurora 8B/10B
• Aurora 8B/10B Virtex-4 FX
• Ethernet 1000BASE-X PCS/PMA or SGMII
• XAUI

Storage Area Networking

• Ethernet AVB

Telecommunications

• Ethernet AVB
• Generic Framing Procedure
• Packet Queue
• SPI-3 Link Layer Interface, Multi-channel
• SPI-3 Physical Layer Interface, Multi-channel
• SPI-4 Phase 2 Interface Solutions

Wireless

• 3GPP Downlink Chip Rate
• 3GPP LTE DL Channel Encoder
• 3GPP LTE MIMO Encoder
• 3GPP LTE MIMO Encoder
• 3GPP LTE MIMO Encoder
• 3GPP LTE Turbo Decoder
• 3GPP LTE Turbo Encoder
• 3GPP LTE UL Channel Decoder
• 3GPP RACH Preamble Detector
• 3GPP Searcher
• CPRI
• Digital Down Converter
• Discrete Fourier Transform
• OBSAI

Arithmetic

• Floating-Point Operators
• Multiply Adder

Error Correction

• 3GPP LTE Turbo Decoder
• 3GPP LTE Turbo Encoder
• Additive White Gaussian Noise
• AEHF Turbo Convolutional Decoder
• AEHF Turbo Convolutional Encoder
• Convolutional Encoder
• DVB-S.2 FEC Encoder
• IEEE 802.16e CTC Decoder
• IEEE 802.16e CTC Encoder
• IEEE 802.16e LDPC Encoder
• Reed-Solomon Decoder
• Reed-Solomon Encoder
• Turbo Product Code (TPC) Decoder
• Turbo Product Code (TPC) Encoder
• Viterbi Decoder

Filter

• Cascaded Integrator Comb (CIC) Compiler
• FIR Compiler

Modulation and Demodulation

• DDS Compiler
• Digital Down Converter
• Direct Digital Synthesizer

Transform

• Discrete Fourier Transform
• Fast Fourier Transform

Trig Function

• CORDIC
• Sine Cosine Look Up Table

CoreConnect

• DCR Bus Structure
• FCB
• FCB to FSL Bridge
• MCH PLBv46 Slave Burst
• OPB Arbiter
• OPB Bus Structure
• OPB IPIF Architecture
• OPB to DCR Bridge
• OPB to OPB Bridge (Lite Version)
• OPB to PLBv46 Bridge
• PLB Arbiter
• PLB IPIF
• PLB to OPB Bridge
• PLB v34 Bus Structure
• PLBv46 Bus Structure
• PLBv46 Master
• PLBv46 Master Burst
• PLBv46 Master Single
• PLBv46 Slave Burst
• PLBv46 to DCR Bridge
• PLBv46 to FSL Bridge
• PLBv46 to OPB Bridge
• PLBv46 to PLBv46 Bridge
• Util Bus Split Operation

Debug and Trace

• BFM Synchronization Bus
• ChipScope ICON
• ChipScope ILA
• ChipScope OPB IBA
• ChipScope PLB IBA
• ChipScope PLBv46 IBA
• ChipScope VIO
• MicroBlaze Debug Module (MDM)
• OPB Device BFM
• OPB Monitor BFM
• PLB Master BFM
• PLB Monitor BFM
• PLB Slave BFM
• PLBv46 Master BFM
• PLBv46 Monitor BFM
• PLBv46 Slave BFM

Memory Interface

• Block Ram (BRAM) Block (v1.00a)
• Channel FIFO
• Channelized Direct Memory Access and Scatter Gather
• Data Side On Chip Memory
• Data-Side On-Chip Memory (DSOCM) BRAM Interface Controller
• Direct Memory Access and Scatter Gather
• Instruction-Side On-Chip Memory (ISOCM) BRAM Interface Controller
• Instruction-Side On-Chip Memory Bus
• LMB BRAM Interface Controller
• Local Memory Bus
• Multi-CHannel OPB DDR2 Controller
• Multi-CHannel OPB DDR Controller
• Multi-CHannel OPB EMC Controller
• Multi-CHannel OPB SDRAM Controller
• Multi-Port Memory Controller (MPMC)
• OPB BRAM Controller
• OPB Central DMA Controller
• OPB DDR SDRAM Controller
• OPB EMC
• OPB SDRAM Controller
• OPB System ACE Interface Controller
• PLB BRAM Controller
• PLB DDR2 Controller
• PLB DDR SDRAM Controller
• PLB EMC
• PLB SDRAM Controller
• XPS Block RAM (BRAM) Interface Controller (v1.00a)
• XPS Central DMA
• XPS Multi-CHannel External Memory Controller
• XPS SYSACE (System ACE) Interface Controller (v1.00a)

Peripheral (Networking)

• Differential Signaling IO Buffer
• HARD Tri-Mode Ethernet MAC
• OPB 10/100 Ethernet MAC Lite
• PLB Ethernet 10/100 Mbps Media Access Controller
• PLB Gigabit Ethernet Media Access Controller
• PLB TEMAC
• XPS Ethernet Lite
• XPS LL TEMAC

Peripheral (PCI, PCIe)

• OPB PCI Arbiter
• OPB PCI Full Bridge
• PLB to PCI Bridge
• PLBv46 PCIe
• PLBV46 PCI Full Bridge

Peripheral (UART, SPI, IIC, GPIO, Other)

• DCR Interrupt Controller
• Fixed Interval Timer
• MGT Protector
• OPB 16550 UART Controller
• OPB Delta-Sigma Analog to Digital Converter
• OPB Delta-Sigma Digital to Analog Converter
• OPB External Peripheral Controller
• OPB GPIO
• OPB HWICAP
• OPB IIC Master and Slave Bus Controller
• OPB Interrupt Controller
• OPB SPI Master and Slave Bus Controller
• OPB TimeBase/WatchDog Timer
• OPB Timer/Counter
• OPB UART 16450 Controller
• OPB UART Lite
• PLB GPIO
• PLB UART 16450 Controller
• PLB UART 16550 Controller
• XPS CAN
• XPS Delta-Sigma Analog to Digital Converter (ADC)
• XPS Delta-Sigma Digital Analog Converter (DAC)
• XPS External Peripheral Controller (EPC)
• XPS FlexRay Controller
• XPS General Purpose Input Output (GPIO)
• XPS IIC Bus Interface
• XPS InSystem Flash
• XPS Interrupt Controller
• XPS MOST NIC
• XPS PS2 Controller
• XPS Serial Peripheral Interface
• XPS SYSMON Analog Digital Converter (ADC)
• XPS Timebase Watchdog Timer
• XPS Timer Counter
• XPS UART16550
• XPS UART Lite
• XPS USB 2.0 Device

Peripheral (Video)

• XPS Thin Film Transistor Controller

Processor Core

• Floating-Point Unit for the PowerPC (Single Precision)
• Microblaze
• Picoblaze
• PowerPC 405 (Virtex-4)
• PowerPC 405 (Virtex-II Pro)
• PowerPC 440
• Util Flip-Flop
• Util Reduced Logic
• Util Vector Logic

Processor Interface

• Clock Generator
• Digital Clock Manager (DCM) Module
• FSL v20
• Interrupt Control
• JTAG PPC Controller
• PLB Central DMA Controller
• PLL Module
• Processor System Reset Module (v2.00a)
• Util IO Mux
• XPS Hardware Internal Configuration Access Port
• XPS LocalLink FIFO
• XPS Mailbox
• XPS Mutex

IO Interfaces

• Clocking Wizard
• Spartan-6 FPGA RocketIO GTP Transceiver Wizard
• Virtex-4 RocketIO Transceiver Wizard
• Virtex-5 RocketIO GTP Transceiver Wizard
• Virtex-5 RocketIO GTX Transceiver Wizard
• Virtex-6 FPGA RocketIO GTX Transceiver Wizard

Power and Thermal

• System Monitor Wizard

Accumulator

• Accumulator

Adder and Subtractor

• Adder and Subtractor

Counter

• Binary Counter

Divider and Reciprocal Function

• Divider

Floating Point Operators

• DFT
• Floating-Point Operators

Multiplier

• Complex Multiplier
• Multiplier
• Multiply Accumulator
• Multiply Adder

Trig Function

• CORDIC
• Sine Cosine Look Up Table

CAM

• Content Addressable Memory (CAM)

FIFO

• Asynchronous FIFO
• FIFO Generator
• Synchronous FIFO

Memory Interface and Controller

• MIG
• Synchronous FIFO

RAM and ROM

• Block Memory Generator
• Distributed Memory
• Distributed Memory Generator
• Dual Port Block Memory
• Single-Port Block Memory

Storage Area Networking

• Fibre Channel Pt. to Pt. Core

These IP core products have been discontinued and are no longer being supported. The documents are provided for historical reference purposes only. 

• Endpoint Block Wrapper for PCI Express
• Fibre Channel Arbitrated Loop
• H.264 CABAC Encoder
• H.264 Deblocker
• H.264 Motion Estimation Engine
• HDLC Controller
• MPEG4 Simple Profile Decoder
• MPEG4 Simple Profile Encoder
• Parallel RapidIO Physical Layer Interface

See all Design Tools Documentation

See all ISE

ISE Design Suite 11

• Release Notes/Known Issues
• Tutorials
• User Guides/Manuals
• Libraries Guides

ISE Design Suite 10

• Release Notes/Known Issues
• User Guides/Manuals

See all ChipScope Pro

ChipScope Pro 11

• Release Notes/Known Issues
• User Guides

ChipScope Pro 10

• Release Notes/Known Issues
• User Guides

See all Embedded Development Kit (EDK)

EDK 11

• Release Notes/Known Issues
• XPS and SDK
• Software and Drivers
• Embedded IP
• Processor
• CoreConnect

EDK 10

• Release Notes/Known Issues
• XPS and SDK
• Software and Drivers
• Embedded IP
• Processor
• CoreConnect

See all PlanAhead

PlanAhead 11

• Release Notes/Known Issues
• User Guides

PlanAhead 10

• Release Notes/Known Issues
• User Guides

See all System Generator for DSP

System Generator for DSP 11

• Release Notes/Known Issues
• User Guides

System Generator for DSP 10

• Release Notes/Known Issues
• User Guides

See all AccelDSP

AccelDSP 11

• Release Notes/Known Issues
• User Guides

AccelDSP 10

• Release Notes/Known Issues
• User Guides

See all Application Notes

Audio, Video, and Image Processing Application Notes

• Audio and Speech Application Notes
• Compression Application Notes
• Filtering and Scaling Application Notes
• Format Converter Application Notes
• Other AVI Application Notes
• Serial Digital Interface Application Notes

Basic Logic Application Notes

• Comparator Application Notes
• Counter Application Notes
• Data Acquisition Application Notes
• Encoder and Decoder Application Notes
• Multiplexer Application Notes
• Register Shifter and Pipelining Application Notes

Bus Interface and IO Application Notes

• Automotive and Industrial Application Notes
• HyperTransport Application Notes
• I2C Application Notes
• LVDS Application Notes
• Parallel IO Application Notes
• PCI Application Notes
• PCI-Express Application Notes
• PCI-X Application Notes
• Serial ATA Application Notes
• Serial IO Application Notes
• USB Application Notes

Communication and Networking Application Notes

• Asynchronous Transfer Mode Application Notes
• CAM Application Notes
• Encryption Decryption Application Notes
• Error Correction Application Notes
• Ethernet Application Notes
• Other Communication/Networking Application Notes
• Parallel Interface Application Notes
• Serial Interface Application Notes
• SONET SDH Application Notes
• Storage Area Networking Application Notes
• Switch Fabric Application Notes
• Telecommunications Application Notes
• Wireless Application Notes

CPLD Features and Design Application Notes

• ATE and Programmers Application Notes
• Boundary Scan and JTAG Application Notes
• CPLD Development Board Application Notes
• Design Application Notes
• In-System Programmability Application Notes
• Introduction and Overview Application Notes
• IO Application Notes
• Timing Application Notes

Design Optimization Application Notes

• Device Migration Application Notes
• HDL and Synthesis Application Notes
• High Speed Design Application Notes
• Low Power Application Notes
• Physical Synthesis and Optimization Application Notes
• Power and Thermal Application Notes
• Reliability Application Notes
• Resource Utilization Application Notes
• Software Tools Application Notes

Device Configuration and Programming Application Notes

• Boundary Scan and JTAG Application Notes
• Configuration Hardware Application Notes
• Configuration Security and Reliability Application Notes
• CPLD Programming Application Notes
• Embedded, In-System Configuration Application Notes
• FPGA Configuration Application Notes
• PROM Programming and Data Storage Application Notes

Digital Signal Processing Application Notes

• Design Methodology Application Notes
• DSP Processor Application Notes
• DSP Prototyping Hardware Application Notes
• Error Correction Application Notes
• Filter Application Notes
• Transform Application Notes

Embedded Processing Application Notes

• Memory Interface Application Notes
• Peripheral (Networking) Application Notes
• Peripheral (PCI) Application Notes
• Peripheral (UART, SPI, IIC, GPIO, Other) Application Notes
• Platform Studio - Ecosystem Tools Application Notes
• Processor Core Application Notes
• Processor Interface Application Notes
• RTOS Application Notes

FPGA Features and Design Application Notes

• Boundary Scan and JTAG Application Notes
• CLB Application Notes
• Clock Management Application Notes
• Configuration Application Notes
• Ethernet MAC Application Notes
• FPGA Development Board Application Notes
• I/O Block Application Notes
• Introduction and Overview Application Notes
• Multipliers Application Notes
• RAM Application Notes

Hardware Design and Tools Application Notes

• Board Design Application Notes
• Boundary Scan and JTAG Application Notes
• CPLD Development Board Application Notes
• Device Configuration Application Notes
• Device Packaging Application Notes
• FPGA Development Board Application Notes

Math Application Notes

• Adder and Subtractor Application Notes
• Comparator Application Notes
• Complementer Application Notes
• Format Converter Application Notes
• Multiplier Application Notes
• Transform Application Notes

Memory Interface and Storage Element Application Notes

• CAM Application Notes
• FIFO Application Notes
• Memory Interface and Controller Application Notes
• RAM and ROM Application Notes
• Register Shifter and Pipelining Application Notes

Storage Application Notes

• Storage Area Networking Application Notes

See all Package Specifications

High Performance

• Enhanced Flip Chip BGA (EF)
• Heatsink TQFP (HT)

High Reliability

• Ceramic BGA (CG)
• Ceramic Brazed QFP (CB)
• Ceramic CGA (CG, CF)
• Ceramic DIP(DD)
• Ceramic PGA (PG)
• Ceramic Quad (CQ)
• Enhanced Flip Chip BGA (EF)

PROM

• Ceramic DIP (DD)
• Ceramic Quad (CC)
• Chip Scale (CS, FS)
• Fine-Pitch Thin BGA (FT)
• Plastic DIP (PD)
• PLCC (PC)
• Quad-Flat No-Lead (QF)
• SOIC and TSOP (SO, VO)
• Very Thin QFP (VQ)

Small Form Factor

• Quad-Flat No-Lead (QF)
• Very Thin QFP (VQ)

Standard

• Fine Pitch Plastic BGA (FG)
• Plastic BGA (BG)
• Plastic DIP (PD)
• Plastic PGA (PG)
• PLCC (PC)
• PQFP (PQ)
• Quad-Flat No-Lead (QF)
• SOIC and TSOP (SO, VO)
• TQFP (TQ)

See all White Papers

Audio, Video, and Image Processing White Papers

• Audio and Speech White Papers
• Compression White Papers
• Filtering and Scaling White Papers
• Format Converter White Papers
• Other AVI White Papers
• Serial Digital Interface White Papers

Basic Logic White Papers

• Comparator White Papers
• Counter White Papers
• Data Acquisition White Papers
• Encoder and Decoder White Papers
• Multiplexer White Papers
• Register Shifter and Pipelining White Papers

Bus Interface and IO White Papers

• Automotive and Industrial White Papers
• HyperTransport White Papers
• I2C White Papers
• LVDS White Papers
• Parallel IO White Papers
• PCI-Express White Papers
• PCI White Papers
• PCI-X White Papers
• Serial ATA White Papers
• Serial IO White Papers
• USB White Papers

Communication and Networking White Papers

• Asynchronous Transfer Mode White Papers
• CAM White Papers
• Encryption Decryption White Papers
• Error Correction White Papers
• Ethernet White Papers
• Other Communication and Networking White Papers
• Parallel Interface White Papers
• Serial Interface White Papers
• SONET SDH White Papers
• Storage Area Networking White Papers
• Switch Fabric White Papers
• Telecommunications White Papers
• Wireless White Papers

CPLD Features and Design White Papers

• ATE and Programmers White Papers
• Boundary Scan and JTAG White Papers
• CPLD Development Board White Papers
• CPLD Features and Design: Introduction and Overview White Papers
• Design White Papers
• In-System Programmability White Papers
• IO White Papers
• Timing White Papers

Design Optimization White Papers

• Device Migration White Papers
• HDL and Synthesis White Papers
• High Speed Design White Papers
• Low Power White Papers
• Physical Synthesis and Optimization White Papers
• Power and Thermal White Papers
• Reliability White Papers
• Resource Utilization White Papers
• Software Tools White Papers

Device Configuration and Programming White Papers

• Boundary Scan and JTAG White Papers
• Configuration Hardware White Papers
• Configuration Security and Reliability White Papers
• CPLD Programming White Papers
• Embedded, In-System Configuration White Papers
• FPGA Configuration White Papers
• PROM Programming and Data Storage White Papers

Digital Signal Processing White Papers

• Design Methodology White Papers
• DSP Processor White Papers
• DSP Prototyping Hardware White Papers
• Error Correction White Papers
• Filter White Papers
• Transform White Papers

Embedded Processing White Papers

• Memory Interface White Papers
• Peripheral (Networking) White Papers
• Peripheral (PCI) White Papers
• Peripheral (UART, SPI, IIC, GPIO, Other) White Papers
• Platform Studio - Ecosystem Tools White Papers
• Processor Core White Papers
• Processor Interface White Papers
• RTOS White Papers

FPGA Features and Design White Papers

• Boundary Scan and JTAG White Papers
• CLB White Papers
• Clock Management White Papers
• Configuration White Papers
• Ethernet MAC White Papers
• FPGA Development Board White Papers
• Introduction and Overview White Papers
• IO Block White Papers
• Mulitpliers White Papers
• RAM White Papers

Hardware Design and Tools White Papers

• Board Design White Papers
• Boundary Scan and JTAG White Papers
• CPLD Development Board White Papers
• Device Configuration White Papers
• Device Packaging White Papers
• FPGA Development Board White Papers

Math White Papers

• Adder and Subtractor White Papers
• Comparator White Papers
• Complementer White Papers
• Format Converter White Papers
• Multiplier White Papers
• Transform White Papers

Memory Interface and Storage Element White Papers

• CAM White Papers
• FIFO White Papers
• Memory Interface and Controller White Papers
• RAM and ROM White Papers
• Register Shifter and Pipelining White Papers

Storage White Papers

• Storage Networking White Papers

See all Characterization Reports

See all Customer Notices

See all Device Data Sheets

See all Device Errata

This page contains all known errata for Xilinx products. Errata is updated when necessary and available on this page.

See all Device User Guides

See all Tutorials

See all Audio, Video, and Image Processing

• Audio and Speech
• Compression
• Filtering and Scaling
• Format Converter
• Other
• Serial Digital Interface

See all Basic Logic

• Comparator
• Counter
• Data Acquisition
• Encoder and Decoder
• Multiplexer
• Register Shifter and Pipelining

See all Bus Interface and I/O

• Automotive and Industrial
• HyperTransport
• I2C
• LVDS
• Parallel I/O
• PCI-Express
• PCI-X
• Serial ATA
• Serial I/O
• USB

See all Communication and Networking

• Asynchronous Transfer Mode
• CAM
• Encryption Decryption
• Error Correction
• Ethernet
• Other
• Parallel Interface
• Serial Interface
• SONET SDH
• Storage Area Networking
• Switch Fabric
• Telecommunications
• Wireless

See all CPLD Features and Design

• ATE and Programmers
• Boundary Scan and JTAG
• CPLD Development Board
• Design
• I/O
• In-System Programmability
• Introduction and Overview
• Timing

See all Design Optimization

• Device Migration
• HDL and Synthesis
• High Speed Design
• Low Power
• Physical Synthesis and Optimization
• Power and Thermal
• Reliability
• Resource Utilization
• Software Tools

See all Device Configuration and Programming

• Boundary Scan and JTAG
• Configuration Hardware
• Configuration Security and Reliability
• CPLD Programming
• Embedded, In-System Configuration
• FPGA Configuration
• PROM Programming and Data Storage

See all Digital Signal Processing

• Design Methodology
• DSP Processor
• DSP Prototyping Hardware
• Error Correction
• Filter
• Transform

See all Embedded Processing

• Memory Interface
• Peripheral (Networking)
• Peripheral (PCI)
• Peripheral (UART, SPI, IIC, GPIO, Other)
• Platform Studio - Ecosystem Tools
• Processor Core
• Processor Interface
• RTOS

See all FPGA Features and Design

• Boundary Scan and JTAG
• CLB
• Clock Management
• Configuration
• Ethernet MAC
• FPGA Development Board
• I/O Block
• Introduction and Overview
• Multipliers
• RAM
• System Monitor

See all Hardware Design and Tools

• Board Design
• Boundary Scan and JTAG
• CPLD Development Board
• Device Configuration
• Device Packaging
• FPGA Development Board

See all Math

• Adder and Subtractor
• Comparator
• Complementer
• Format Converter
• Multiplier
• Transform

See all Memory Interface and Storage Element

• CAM
• FIFO
• Memory Interface and Controller
• RAM and ROM
• Register Shifter and Pipelining

See all Storage

• Storage Area Networking

See all Archived Application Notes and White Papers

These documents are no longer being supported and are provided for historical reference purposes only.