UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Accelerator Program

A quick start program to enable companies to accelerate products and services with FPGAs on the cloud. Target workloads include data analytics, genomics, video processing, machine learning, financial technology, security, and storage.

Apply Now

Getting Started

Vivado® Design Suite and
SDAccel™ Development Environment
in the Cloud

Cloud Access and
Development Time Credit*
*Consult Xilinx for more details

Web Based Training Material
and Forum Support

Benefits

  • Leverage Your Existing Algorithms and IP
  • Deploy Custom Hardware to Millions in Public Cloud
  • Extend Your Existing Business Model
  • Connect to Xilinx marketing, FPGA expertise and funding opportunities

Eligibility

  • Valid company email
  • Valid company phone number
  • Building an FPGA accelerated FPGA product or service
  • Willingness to participate in co-promotion with Xilinx
  • Have not previously participated in this program

FAQ

  • Xilinx web based forum support and training material
  • Co-marketing opportunities for industry events, social media, Xilinx Developer Forums and vertical events
  • Xilinx Venture funding opportunities

For the Amazon Web Services cloud, you will need the FPGA Developer Amazon Machine Image (AMI) that provides the connectivity shell around the IP - Download here

  • Develop a RTL flow with Vivado® Design Suite
  • Integrate the RTL and application SW API with SDAccel™ Development Enviroment

Join Xilinx Accelerator Program

Apply Now

Helpful Links


Amazon Web Services

Get started developing applications on Amazon F1 instances

Learn More

F1 Instances with SDAccel

How to develop on Amazon EC2 F1 instances using SDAccel Development Environment - Four part series

Learn More

Github Page

Intended for hardware designers looking to create SDAccel applications on F1 instances leveraging new or existing RTL code.

Ask Now
Page Bookmarked